FACSIMILE OF FORM PTO-1449 (REV. 6-89)	U.S. DEPARTMENT OF COMMERCE Patent and Trademark Office	ATTORNEY'S DOCKET NUMBER 98RSS367	SERIAL NUMBER 09/557,454
		APPLICANTS Lester J. Kozlowski et al.	
INFORMATION DISCLOSURE CITATION (Use Several Sheets if Necessary)		FILING DATE April 24, 2000	GROUP ART UNIT

RECEIVED
JUL 26 2000
Group 2700

OIPE JC121 JUN 19 2000 PATENT & TRADEMARK OFFICE

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

KJ	AA	*CMOS: Circuit Design, Layout, and Simulation*; R. Jacob Baker, Harry W. Li and David E. Boyce, 1998, Chpt. 2-4.
KJ	BB	*Integrated Circuit Manufacturability, The Art of Process and Design Integration*, Dhiraj K. Pradhan, 1999, Chpt. 4-5.

EXAMINER Kelly L. J. DATE CONSIDERED 9/9/05

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.